

Ext(1)
#11/A
DEVAAS
2/14/01

IN THE UNITED STATES PATENT & TRADEMARK OFFICE

Applicant: Kao et al.
Serial No: 09/256,265
Filing Date: February 23, 1999
Title:



Docket No: 16405-0311
Group Art Unit 2815
Examiner: Diaz, J.

**“METHOD AND APPARATUS FOR SPLIT GATE SOURCE SIDE
INJECTION FLASH MEMORY CELL AND ARRAY WITH
DEDICATED ERASE GATES”**

Box Fee Amendment
Assistant Commissioner for Patents
Washington, D.C. 20231

RECEIVED
FEB 13 2001
TECHNOLOGY CENTER 2800

AMENDMENT

Examiner:

Responsive to the Office Action mailed on October 3, 2000, please amend the Application as follows and consider the following remarks:

In the Claims:

Cancel claims 3-7 and 11-15 without prejudice:

1. 1. (Once Amended) A semiconductor device having at least one transistor, the device
comprising:
2. a substrate having a channel region defined thereon;
3. [a defined channel region;]
4. a first insulating layer disposed over said channel region and over at least a portion of
5. said substrate;
6. a floating gate generally disposed over said channel region and separated therefrom by
7. [a] said first insulating layer, said floating gate having at least two side walls and a top surface;
8. a second insulating layer disposed over said side walls and over said top surface of said
9. floating gate;
10. a control gate [generally placed on one side] formed over a first one of said side walls
11. and over at least a portion of said top surface of said floating gate and being separated from said
12. said control gate;

18973-0311
02/09/2001 RHARIS1 0000048 09256265

01 FC:115 110.00 OP